
3
Integrated
Circuit
Systems, Inc.
ICS951402
Advance Information
0660—05/05/05
Table 1: Clock Power Management Truth Table
Byte 6
Bit 6
Byte 6
Bit 7
PD#
CPU_
STOP
Stoppable
CPU
(Not free-run)
Non-stop
CPU
(Free-run)
Note
0
IREF x 2
0
1
IREF x 2
0
1
0
IREF x 6
RUN
0
1
RUN
Non
Tri-state
Mode
0
1
0
Hi Z
IREF x 2
0
1
0
1
Hi Z
IREF x 2
0
1
0
Hi Z
RUN
0
1
RUN
CPU_stop#
Tri-state
Mode
1
0
Hi Z
1
0
1
Hi Z
1
0
1
0
IREFx6
RUN
1
0
1
RUN
PD# &
Tri-state
Mode
1
0
Hi Z
1
0
1
Hi Z
1
0
HI Z
RUN
1
RUN
PD# &
CPU_stop#
Tri-state
Mode